

**4-Mbit (256K x 16) Static RAM**

**Features**

- Very high speed: 45 ns
- Wide voltage range: 2.2V–3.6V and 4.5V–5.5V
- Ultra low standby power
  - Typical Standby current: 1  $\mu$ A
  - Maximum Standby current: 7  $\mu$ A
- Ultra low active power
  - Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb-free 44-pin TSOP II package

**Functional Description**

The CY62146ESL is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the device into standby

mode reduces power consumption by more than 99% when deselected ( $\overline{CE}$  HIGH). The input and output pins (IO<sub>0</sub> through IO<sub>15</sub>) are placed in a high impedance state when:


- Deselected ( $\overline{CE}$  HIGH)
- Outputs are disabled ( $\overline{OE}$  HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW)

To write to the device, take Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from IO pins (IO<sub>8</sub> through IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read from the device, take Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on IO<sub>0</sub> to IO<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on IO<sub>8</sub> to IO<sub>15</sub>. See the "Truth Table" on page 10 for a complete description of read and write modes.


For best practice recommendations, refer to the Cypress application note [AN1064, SRAM System Guidelines](#).

**Logic Block Diagram**



## Pin Configuration

Figure 1. 44-Pin TSOP II (Top View) [1]



## Product Portfolio

Product	Range	V <sub>CC</sub> Range (V) [2]	Speed (ns)	Power Dissipation					
				Operating I <sub>CC</sub> (mA)				Standby, I <sub>SB2</sub> (µA)	
				f = 1MHz		f = f <sub>max</sub>			
				Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62146ESL	Industrial	2.2V–3.6V and 4.5V–5.5V	45	2	2.5	15	20	1	7

### Notes

1. NC pins are not connected on the die.
2. Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6V to 4.5V.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3V, and V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with Power Applied ..... -55°C to +125°C

Supply Voltage to Ground Potential.....-0.5V to 6.0V

DC Voltage Applied to Outputs in High-Z State<sup>[4, 5]</sup> .....-0.5V to 6.0V

DC Input Voltage<sup>[4, 5]</sup> .....-0.5V to 6.0V

Output Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage..... >2001V (MIL-STD-883, Method 3015)

Latch up Current..... >200 mA

## Operating Range

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[6]</sup>
CY62146ESL	Industrial	-40°C to +85°C	2.2V–3.6V, and 4.5V–5.5V

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	45 ns			Unit	
			Min	Typ <sup>[3]</sup>	Max		
V <sub>OH</sub>	Output HIGH Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	I <sub>OH</sub> = -0.1 mA	2.0		V	
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	I <sub>OH</sub> = -1.0 mA	2.4			
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	I <sub>OH</sub> = -1.0 mA	2.4			
V <sub>OL</sub>	Output LOW Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	I <sub>OL</sub> = 0.1 mA		0.4	V	
		2.7 ≤ V <sub>CC</sub> ≤ 3.6	I <sub>OL</sub> = 2.1mA		0.4		
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	I <sub>OL</sub> = 2.1mA		0.4		
V <sub>IH</sub>	Input HIGH Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7		1.8	V <sub>CC</sub> + 0.3	V	
		2.7 ≤ V <sub>CC</sub> ≤ 3.6		2.2	V <sub>CC</sub> + 0.3		
		4.5 ≤ V <sub>CC</sub> ≤ 5.5		2.2	V <sub>CC</sub> + 0.5		
V <sub>IL</sub>	Input LOW Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7		-0.3	0.6	V	
		2.7 ≤ V <sub>CC</sub> ≤ 3.6		-0.3	0.8		
		4.5 ≤ V <sub>CC</sub> ≤ 5.5		-0.5	0.8		
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		-1	+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>max</sub> = 1/t <sub>RC</sub>	V <sub>CC</sub> = V <sub>CCmax</sub>		15	20	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA, CMOS levels		2	2.5	
I <sub>SB1</sub>	Automatic CE Power down Current — CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = f <sub>max</sub> (Address and Data Only), f = 0 ( $\overline{OE}$ , $\overline{BHE}$ , $\overline{BLE}$ and $\overline{WE}$ ), V <sub>CC</sub> = V <sub>CC(max)</sub>			1	7	μA
I <sub>SB2</sub>	Automatic CE Power down Current — CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0, V <sub>CC</sub> = V <sub>CC(max)</sub>			1	7	μA

### Notes

4. V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
5. V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
6. Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.

### Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

### Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	TSOP II	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	77	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		13	°C/W

### AC Test Loads and Waveforms




Parameters	2.5V	3.0V	5.0V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

### Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[3]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.5			V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		1	7	μA
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

### Data Retention Waveform



**Notes**

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

## Switching Characteristics

Over the Operating Range <sup>[9]</sup>

Parameter	Description	45 ns		Unit
		Min	Max	
<b>Read Cycle</b>				
t <sub>RC</sub>	Read Cycle Time	45		ns
t <sub>AA</sub>	Address to Data Valid		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		45	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		22	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low-Z <sup>[10]</sup>	5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High-Z <sup>[10, 11]</sup>		18	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low-Z <sup>[10]</sup>	10		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High-Z <sup>[10, 11]</sup>		18	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power Up	0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power Down		45	ns
t <sub>DBE</sub>	$\overline{BLE/BHE}$ LOW to Data Valid		22	ns
t <sub>LZBE</sub>	$\overline{BLE/BHE}$ LOW to Low-Z <sup>[10]</sup>	5		ns
t <sub>HZBE</sub>	$\overline{BLE/BHE}$ HIGH to High-Z <sup>[10, 11]</sup>		18	ns
<b>Write Cycle<sup>[12]</sup></b>				
t <sub>WC</sub>	Write Cycle Time	45		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	35		ns
t <sub>AW</sub>	Address Setup to Write End	35		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	35		ns
t <sub>BW</sub>	$\overline{BLE/BHE}$ LOW to Write End	35		ns
t <sub>SD</sub>	Data Setup to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High-Z <sup>[10, 11]</sup>		18	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low-Z <sup>[10]</sup>	10		ns

### Notes

9. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the [AC Test Loads and Waveforms on page 4](#).
10. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
12. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

## Switching Waveforms

Figure 2. Read Cycle No.1: Address Transition Controlled. [13, 14]





Figure 3. Read Cycle No. 2:  $\overline{\text{OE}}$  Controlled [14, 15]



### Notes

13. The device is continuously selected.  $\overline{\text{OE}}$ ,  $\overline{\text{CE}} = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ , or both =  $V_{\text{IL}}$ .
14.  $\overline{\text{WE}}$  is HIGH for read cycle.
15. Address valid before or similar to  $\overline{\text{CE}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW.

Switching Waveforms (continued)

Figure 4. Write Cycle No 1:  $\overline{WE}$  Controlled [12, 16, 17]





Figure 5. Write Cycle 2:  $\overline{CE}$  Controlled [12, 16, 17]



Notes

- 16. Data IO is high impedance if  $\overline{OE} = V_{IH}$ .
- 17. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.
- 18. During this period, the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 6. Write Cycle 3:  $\overline{WE}$  controlled,  $\overline{OE}$  LOW <sup>[17]</sup>





Figure 7. Write Cycle 4:  $\overline{BHE/BLE}$  Controlled,  $\overline{OE}$  LOW <sup>[17]</sup>



**Truth Table**

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	High-Z	Deselect/Power down	Standby ( $I_{SB}$ )
L	X	X	H	H	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	H	L	L	L	Data Out ( $IO_0$ – $IO_{15}$ )	Read	Active ( $I_{CC}$ )
L	H	L	H	L	Data Out ( $IO_0$ – $IO_7$ ); $IO_8$ – $IO_{15}$ in High-Z	Read	Active ( $I_{CC}$ )
L	H	L	L	H	Data Out ( $IO_8$ – $IO_{15}$ ); $IO_0$ – $IO_7$ in High-Z	Read	Active ( $I_{CC}$ )
L	H	H	L	L	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	H	H	H	L	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	H	H	L	H	High-Z	Output Disabled	Active ( $I_{CC}$ )
L	L	X	L	L	Data In ( $IO_0$ – $IO_{15}$ )	Write	Active ( $I_{CC}$ )
L	L	X	H	L	Data In ( $IO_0$ – $IO_7$ ); $IO_8$ – $IO_{15}$ in High-Z	Write	Active ( $I_{CC}$ )
L	L	X	L	H	Data In ( $IO_8$ – $IO_{15}$ ); $IO_0$ – $IO_7$ in High-Z	Write	Active ( $I_{CC}$ )





**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62146ESL-45ZSXI	51-85087	44-pin Thin Small Outline Package Type II (Pb-free)	Industrial

Package Diagrams

Figure 8. 44-Pin TSOP II, 51-85087

DIMENSION IN MM (INCH)  
MAX  
MIN



51-85087-A

## Document History Page

Document Title: CY62146ESL MoBL <sup>®</sup> 4-Mbit (256K x 16) Static RAM Document Number: 001-43142				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	1875228	See ECN	VKN/AESA	New Data Sheet

© Cypress Semiconductor Corporation, 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.